

FIG. 1A

DYNAMICALLY ADJUSTABLE
DIGITAL GYRATOR HAVING
EXTENDED FEEDBACK




Fig. 1B

V/I Loadline






FIG. 2A

0
10
20
30
40
50
60
70
80
90
100




DYNAMICALLY
ADJUSTABLE
Digital Gyrator Example

FIG. 2B




CODEC and Telephone System Stability Block Diagram

Fig. 3



Simplified D/A Path

FIG. 4



DSP Based Gyrator Block Diagram

ADRNG =	1.16
DCDIV =	130
DCGN =	5
DAGN =	1.25
DARNG =	1.4
INTGN =	.75

Input @ 4.6mV/LSB @TIP


$$1 / (.005 * 32768) = .00611 \text{ mA/LSB}$$

$$\text{Input Gain} = \frac{\text{ADRNG} * \text{DCDIV} * \text{DCGN} * \text{Filgain}}{\text{Resistance}}$$

$$H(z) = \frac{\text{Input Gain}}{1 - \text{POLE} * z^{-1}}$$

Feedback Gain
FAST POLE
 Register High Word
 Register Low Word

SLOW POLE
 Register High Word
 Register Low Word



CODEC Default Current
 $11\text{ma} / .00611 \text{ ma/BIT} = 0x708$
 Register




FIG. 6




FIG. 7A




FIG. 7B

10 Hz Fast DC Loop Filter Gain and Phase




FIG. 8A






FIG. 8B

1 Hz Slow DC Loop Filter Gain and Phase



First Order Filter Topology

Fig. 9



Final Low Pass Topology with glitch removed

Fig. 10




FIG. 11A
DC Loop Filter Without Hysteresis




FIG. 11B
DC Loop Filter With Hysteresis




FIG. 12A




FIG. 12B

TAS, PBX and Real Phone Line V/I Loadlines




FIG. 13A




FIG. 13B





FIG. 14A



TAS Termination with Lowpass Filter Cutoff = .1 Hz




FIG. 15
(PRIOR ART)




FIG. 16
(PRIOR ART)






FIG. 17
(PRIOR ART)

V/I Loadline



PRIOR ART

FIG. 18A



Basic External Gyrator Example

FIG. 18B
PRIOR ART